Test architecture optimization algorithms for coarse-grain partitioned 3D system-on-chip

Harpreet Vohra, Amardeep Singh. Test architecture optimization algorithms for coarse-grain partitioned 3D system-on-chip. Computers & Electrical Engineering, 101:108049, 2022. [doi]

Abstract

Abstract is missing.