Hierarchical Test Generation for Analog Circuits Using Incremental Test Development

Ramakrishna Voorakaranam, Abhijit Chatterjee. Hierarchical Test Generation for Analog Circuits Using Incremental Test Development. In 17th IEEE VLSI Test Symposium (VTS 99), 25-30 April 1999, San Diego, CA, USA. pages 296-303, IEEE Computer Society, 1999. [doi]

Authors

Ramakrishna Voorakaranam

This author has not been identified. Look up 'Ramakrishna Voorakaranam' in Google

Abhijit Chatterjee

This author has not been identified. Look up 'Abhijit Chatterjee' in Google