A Novel SRAM-Cell Based Input Vector Monitoring Concurrent BIST Architecture

Ioannis Voyiatzis, Costas Efstathiou, H. Antonopoulou. A Novel SRAM-Cell Based Input Vector Monitoring Concurrent BIST Architecture. In 16th European Test Symposium (ETS 2011), May 23-27, 2011, Trondheim, Norway. pages 206, IEEE Computer Society, 2011. [doi]

Abstract

Abstract is missing.