Hierarchical decoding of double error correcting codes for high speed reliable memories

Zhen Wang. Hierarchical decoding of double error correcting codes for high speed reliable memories. In The 50th Annual Design Automation Conference 2013, DAC '13, Austin, TX, USA, May 29 - June 07, 2013. pages 103, ACM, 2013. [doi]

Abstract

Abstract is missing.