A VLSI Design of a Pipelining and Area-Efficient Reed-Solomon Decoder

Wei-min Wang, Du-yan Bi, Xingmin Du, Lin-hua Ma. A VLSI Design of a Pipelining and Area-Efficient Reed-Solomon Decoder. IEICE Transactions, 90-D(8):1301-1303, 2007. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.