Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Weihuang Wang, Gwan S. Choi, Kiran K. Gunnam. Low-Power VLSI Design of LDPC Decoder Using DVFS for AWGN Channels. In VLSI Design 2009: Improving Productivity through Higher Abstraction, The 22nd International Conference on VLSI Design, New Delhi, India, 5-9 January 2009. pages 51-56, IEEE, 2009. [doi]

This author has not been identified. Look up 'Weihuang Wang' in GoogleThis author has not been identified. Look up 'Gwan S. Choi' in GoogleThis author has not been identified. Look up 'Kiran K. Gunnam' in Google

runs on WebDSL