A 1.6 GS/s 42.6-dB SNDR Synthesis Friendly Time-Interleaved SAR ADC Using Metastability Detection and Escape Acceleration Technique - researchr publication

researchr

You are not signed in
Sign in
Sign up

Jiawei Wang, Zhao Gao, Xu Cheng 0002, Jue Wang, Zhen Li, Jun Han 0003, Xiaoyang Zeng. A 1.6 GS/s 42.6-dB SNDR Synthesis Friendly Time-Interleaved SAR ADC Using Metastability Detection and Escape Acceleration Technique. IEEE Trans. Circuits Syst. II Express Briefs, 71(4):1859-1863, April 2024. [doi]

Abstract is missing.

runs on WebDSL