A Signed Array Multiplier with Bypassing Logic

Chua-Chin Wang, Chia-Hao Hsu, Gang-Neng Sung, Yu-Cheng Lu. A Signed Array Multiplier with Bypassing Logic. VLSI Signal Processing, 66(2):87-92, 2012. [doi]

Abstract

Abstract is missing.