Hardware transactional memory system for parallel programming

Huayong Wang, Rui Hou, Kun Wang. Hardware transactional memory system for parallel programming. In 13th Asia-Pacific Computer Systems Architecture Conference, ACSAC 2008, Hsinchu, China, August 4-6, 2008. pages 1-7, IEEE, 2008. [doi]

Abstract

Abstract is missing.