An efficient tree architecture for modulo 2:::::::n:::::::+1 multiplication

Zhongde Wang, Graham A. Jullien, William C. Miller. An efficient tree architecture for modulo 2:::::::n:::::::+1 multiplication. VLSI Signal Processing, 14(3):241-248, 1996. [doi]

Abstract

Abstract is missing.