A general piece-wise nonlinear library modeling format and size reduction technique for gate-level timing, SI, power, and variation analysis - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Xin Wang, Alireza Kasnavi, Harold Levy. A general piece-wise nonlinear library modeling format and size reduction technique for gate-level timing, SI, power, and variation analysis. In 10th International Symposium on Quality of Electronic Design (ISQED 2009), 16-18 March 2009, San Jose, CA, USA. pages 55-61, IEEE, 2009. [doi]

This author has not been identified. Look up 'Xin Wang' in GoogleThis author has not been identified. Look up 'Alireza Kasnavi' in GoogleThis author has not been identified. Look up 'Harold Levy' in Google

runs on WebDSL