DART: A Programmable Architecture for NoC Simulation on FPGAs

Danyao Wang, Charles Lo, Jasmina Vasiljevic, Natalie D. Enright Jerger, J. Gregory Steffan. DART: A Programmable Architecture for NoC Simulation on FPGAs. IEEE Transactions on Computers, 63(3):664-678, 2014. [doi]

Authors

Danyao Wang

This author has not been identified. Look up 'Danyao Wang' in Google

Charles Lo

This author has not been identified. Look up 'Charles Lo' in Google

Jasmina Vasiljevic

This author has not been identified. Look up 'Jasmina Vasiljevic' in Google

Natalie D. Enright Jerger

This author has not been identified. Look up 'Natalie D. Enright Jerger' in Google

J. Gregory Steffan

This author has not been identified. Look up 'J. Gregory Steffan' in Google