An Integrated Modeling Paradigm of Circuit Reliability for 65nm CMOS Technology

Wenping Wang, Vijay Reddy, Anand T. Krishnan, Rakesh Vattikonda, Srikanth Krishnan, Yu Cao. An Integrated Modeling Paradigm of Circuit Reliability for 65nm CMOS Technology. In Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007, DoubleTree Hotel, San Jose, California, USA, September 16-19, 2007. pages 511-514, IEEE, 2007. [doi]

Authors

Wenping Wang

This author has not been identified. Look up 'Wenping Wang' in Google

Vijay Reddy

This author has not been identified. Look up 'Vijay Reddy' in Google

Anand T. Krishnan

This author has not been identified. Look up 'Anand T. Krishnan' in Google

Rakesh Vattikonda

This author has not been identified. Look up 'Rakesh Vattikonda' in Google

Srikanth Krishnan

This author has not been identified. Look up 'Srikanth Krishnan' in Google

Yu Cao

This author has not been identified. Look up 'Yu Cao' in Google