Emulating Digital Logic using Transputer Networks (very High Parallelism = Simplicity = Performance)

Peter H. Welch. Emulating Digital Logic using Transputer Networks (very High Parallelism = Simplicity = Performance). In J. W. de Bakker, A. J. Nijman, Philip C. Treleaven, editors, PARLE, Parallel Architectures and Languages Europe, Volume I: Parallel Architectures, Eindhoven, The Netherlands, June 15-19, 1987, Proceedings. Volume 258 of Lecture Notes in Computer Science, pages 357-373, Springer, 1987.

Authors

Peter H. Welch

This author has not been identified. Look up 'Peter H. Welch' in Google