The masala machine: accelerating thread-intensive and explicit memory management programs with dynamically reconfigurable FPGAs (abstract only)

Mei Wen, Nan Wu 0003, Qianming Yang, Chunyuan Zhang, Liang Zhao. The masala machine: accelerating thread-intensive and explicit memory management programs with dynamically reconfigurable FPGAs (abstract only). In Katherine Compton, Brad L. Hutchings, editors, Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012. pages 265, ACM, 2012. [doi]

Authors

Mei Wen

This author has not been identified. Look up 'Mei Wen' in Google

Nan Wu 0003

This author has not been identified. Look up 'Nan Wu 0003' in Google

Qianming Yang

This author has not been identified. Look up 'Qianming Yang' in Google

Chunyuan Zhang

This author has not been identified. Look up 'Chunyuan Zhang' in Google

Liang Zhao

This author has not been identified. Look up 'Liang Zhao' in Google