An Asynchronous Superscalar Architecture for Exploiting Instruction-Level Parallelism

Tony Werner, Venkatesh Akella. An Asynchronous Superscalar Architecture for Exploiting Instruction-Level Parallelism. In 7th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2001), 11-14 March 2001, Salt Lake City, UT, USA. pages 140-151, IEEE Computer Society, 2001. [doi]

Authors

Tony Werner

This author has not been identified. Look up 'Tony Werner' in Google

Venkatesh Akella

This author has not been identified. Look up 'Venkatesh Akella' in Google