Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV

Dong Hyuk Woo, Nak Hee Seong, Hsien-Hsin S. Lee. Pragmatic Integration of an SRAM Row Cache in Heterogeneous 3-D DRAM Architecture Using TSV. IEEE Trans. VLSI Syst., 21(1):1-13, 2013. [doi]

Authors

Dong Hyuk Woo

This author has not been identified. Look up 'Dong Hyuk Woo' in Google

Nak Hee Seong

This author has not been identified. Look up 'Nak Hee Seong' in Google

Hsien-Hsin S. Lee

This author has not been identified. Look up 'Hsien-Hsin S. Lee' in Google