A DFM Methodology to Evaluate the Impact of Lithography Conditions on the Speed of Critical Paths in a VLSI Circuit

Peter Wright, Minghui Fan. A DFM Methodology to Evaluate the Impact of Lithography Conditions on the Speed of Critical Paths in a VLSI Circuit. In 7th International Symposium on Quality of Electronic Design (ISQED 2006), 27-29 March 2006, San Jose, CA, USA. pages 813-817, IEEE Computer Society, 2006. [doi]

Authors

Peter Wright

This author has not been identified. Look up 'Peter Wright' in Google

Minghui Fan

This author has not been identified. Look up 'Minghui Fan' in Google