A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

John Charles Wright, Colin Schmidt 0001, Ben Keller, Daniel Palmer Dabbelt, Jaehwa Kwak, Vighnesh Iyer, Nandish Mehta, Pi-Feng Chiu, Stevo Bailey, Krste Asanovic, Borivoje Nikolic. A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI. IEEE Trans. VLSI Syst., 28(12):2721-2725, 2020. [doi]

This author has not been identified. Look up 'John Charles Wright' in GoogleThis author has not been identified. Look up 'Colin Schmidt 0001' in GoogleThis author has not been identified. Look up 'Ben Keller' in GoogleThis author has not been identified. Look up 'Daniel Palmer Dabbelt' in GoogleThis author has not been identified. Look up 'Jaehwa Kwak' in GoogleThis author has not been identified. Look up 'Vighnesh Iyer' in GoogleThis author has not been identified. Look up 'Nandish Mehta' in GoogleThis author has not been identified. Look up 'Pi-Feng Chiu' in GoogleThis author has not been identified. Look up 'Stevo Bailey' in GoogleThis author has not been identified. Look up 'Krste Asanovic' in GoogleThis author has not been identified. Look up 'Borivoje Nikolic' in Google

runs on WebDSL