Robust design with virtual tests of mixed-signal circuits in VHDL-AMS

Jian-Yi Wu, Steven B. Bibyk. Robust design with virtual tests of mixed-signal circuits in VHDL-AMS. In ISCAS (4). pages 229-232, 2002. [doi]

Abstract

Abstract is missing.