The following publications are possibly variants of this publication:
- Enabling compiler flow for embedded VLIW DSP processors with distributed register filesChung-Kai Chen, Ling-Hua Tseng, Shih-Chang Chen, Young-Jia Lin, Yi-Ping You, Chia-Han Lu, Jenq Kuen Lee. lctrts 2007: 146-148 [doi]
- Instruction scheduling methods and phase ordering framework for VLIW DSP processors with distributed register filesChung-Ju Wu, Yu-Te Lin, Jenq Kuen Lee. tjs, 61(3):1024-1047, 2012. [doi]
- PALF: compiler supports for irregular register files in clustered VLIW DSP processorsYung-Chia Lin, Yi-Ping You, Jenq Kuen Lee. concurrency, 19(18):2391-2406, 2007. [doi]
- LC-GRFA: global register file assignment with local consciousness for VLIW DSP processors with non-uniform register filesChia-Han Lu, Yung-Chia Lin, Yi-Ping You, Jenq Kuen Lee. concurrency, 21(1):101-114, 2009. [doi]
- Effective Code Generation for Distributed and Ping-Pong Register Files: A Case Study on PAC VLIW DSP CoresYung-Chia Lin, Chia-Han Lu, Chung-Ju Wu, Chung-Lin Tang, Yi-Ping You, Ya-Chiao Moo, Jenq Kuen Lee. vlsisp, 51(3):269-288, 2008. [doi]
- Compiler Supports and Optimizations for PAC VLIW DSP ProcessorsYung-Chia Lin, Chung-Lin Tang, Chung-Ju Wu, Ming-Yu Hung, Yi-Ping You, Ya-Chiao Moo, Sheng-Yuan Chen, Jenq Kuen Lee. lcpc 2006: 466-474 [doi]