Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays

Jigang Wu, Thambipillai Srikanthan, Xiaogang Han. Preprocessing and Partial Rerouting Techniques for Accelerating Reconfiguration of Degradable VLSI Arrays. IEEE Trans. VLSI Syst., 18(2):315-319, 2010. [doi]

Authors

Jigang Wu

This author has not been identified. Look up 'Jigang Wu' in Google

Thambipillai Srikanthan

This author has not been identified. Look up 'Thambipillai Srikanthan' in Google

Xiaogang Han

This author has not been identified. Look up 'Xiaogang Han' in Google