The following publications are possibly variants of this publication:
- Reconfigurable Deep Learning Accelerator Hardware Architecture Design for Sparse CNNChung-Bin Wu, Chung-Hsuan Chen, Chen-Peng Kuan. icce-tw 2021: 1-2 [doi]
- Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardwareJin Wang, Q. S. Chen, Chong-Ho Lee. iet-cdt, 2(5):386-400, 2008. [doi]
- High Efficient Bandwidth Utilization Hardware Design and Implement for AI Deep Learning AcceleratorChung-Bin Wu, Yin-Tsung Hwang, Yu-Cheng Hsueh, Yu-Kuan Hsiao. isocc 2020: 193-194 [doi]
- High Throughput Hardware Implementation for Deep Learning AI AcceleratorChung-Bin Wu, Yu-Cheng Hsueh, Ching-Shun Wang, Yen-Chi Lai. icce-tw 2019: 1-2 [doi]
- Learning Paired-Associate Images with an Unsupervised Deep Learning ArchitectureTi Wang, Daniel L. Silver. ai 2015: 250-263 [doi]