Zhengfan Xia, Masanori Hariyama, Michitaka Kameyama. Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path. IEEE Trans. VLSI Syst., 23(4):619-630, 2015. [doi]
No references recorded for this publication.
No citations of this publication recorded.