Many-thread aware instruction-level parallelism: architecting shader cores for GPU computing

Ping Xiang, Yi Yang, Mike Mantor, Norm Rubin, Huiyang Zhou. Many-thread aware instruction-level parallelism: architecting shader cores for GPU computing. In Pen-Chung Yew, Sangyeun Cho, Luiz DeRose, David J. Lilja, editors, International Conference on Parallel Architectures and Compilation Techniques, PACT '12, Minneapolis, MN, USA - September 19 - 23, 2012. pages 449-450, ACM, 2012. [doi]

Authors

Ping Xiang

This author has not been identified. Look up 'Ping Xiang' in Google

Yi Yang

This author has not been identified. Look up 'Yi Yang' in Google

Mike Mantor

This author has not been identified. Look up 'Mike Mantor' in Google

Norm Rubin

This author has not been identified. Look up 'Norm Rubin' in Google

Huiyang Zhou

This author has not been identified. Look up 'Huiyang Zhou' in Google