Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains

Qiang Xu, Nicola Nicolici, Krishnendu Chakrabarty. Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains. IEEE Trans. on CAD of Integrated Circuits and Systems, 26(8):1539-1547, 2007. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.