High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures

Sotirios Xydis, Kiamal Z. Pekmestzi, Dimitrios Soudris, George Economakos. High-Level Synthesis Methodologies for Delay-Area Optimized Coarse-Grained Reconfigurable Coprocessor Architectures. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2010, 5-7 July 2010, Lixouri Kefalonia, Greece. pages 486-487, IEEE Computer Society, 2010. [doi]

Authors

Sotirios Xydis

This author has not been identified. Look up 'Sotirios Xydis' in Google

Kiamal Z. Pekmestzi

This author has not been identified. Look up 'Kiamal Z. Pekmestzi' in Google

Dimitrios Soudris

This author has not been identified. Look up 'Dimitrios Soudris' in Google

George Economakos

This author has not been identified. Look up 'George Economakos' in Google