A PND (PMOS-NMOS-Depletion MOS) Type Single Poly Gate Non-Volatile Memory Cell Design with a Differential Cell Architecture in a Pure CMOS Logic Process for a System LSI

Yasue Yamamoto, Masanori Shirahama, Toshiaki Kawasaki, Ryuji Nishihara, Shinichi Sumi, Yasuhiro Agata, Hirohito Kikukawa, Hiroyuki Yamauchi. A PND (PMOS-NMOS-Depletion MOS) Type Single Poly Gate Non-Volatile Memory Cell Design with a Differential Cell Architecture in a Pure CMOS Logic Process for a System LSI. IEICE Transactions, 90-C(5):1129-1137, 2007. [doi]

Authors

Yasue Yamamoto

This author has not been identified. Look up 'Yasue Yamamoto' in Google

Masanori Shirahama

This author has not been identified. Look up 'Masanori Shirahama' in Google

Toshiaki Kawasaki

This author has not been identified. Look up 'Toshiaki Kawasaki' in Google

Ryuji Nishihara

This author has not been identified. Look up 'Ryuji Nishihara' in Google

Shinichi Sumi

This author has not been identified. Look up 'Shinichi Sumi' in Google

Yasuhiro Agata

This author has not been identified. Look up 'Yasuhiro Agata' in Google

Hirohito Kikukawa

This author has not been identified. Look up 'Hirohito Kikukawa' in Google

Hiroyuki Yamauchi

This author has not been identified. Look up 'Hiroyuki Yamauchi' in Google