24.3 20k-spin Ising chip for combinational optimization problem with CMOS annealing

Masanao Yamaoka, Chihiro Yoshimura, Masato Hayashi, Takuya Okuyama, Hidetaka Aoki, Hiroyuki Mizuno. 24.3 20k-spin Ising chip for combinational optimization problem with CMOS annealing. In 2015 IEEE International Solid-State Circuits Conference, ISSCC 2015, Digest of Technical Papers, San Francisco, CA, USA, February 22-26, 2015. pages 1-3, IEEE, 2015. [doi]

Authors

Masanao Yamaoka

This author has not been identified. Look up 'Masanao Yamaoka' in Google

Chihiro Yoshimura

This author has not been identified. Look up 'Chihiro Yoshimura' in Google

Masato Hayashi

This author has not been identified. Look up 'Masato Hayashi' in Google

Takuya Okuyama

This author has not been identified. Look up 'Takuya Okuyama' in Google

Hidetaka Aoki

This author has not been identified. Look up 'Hidetaka Aoki' in Google

Hiroyuki Mizuno

This author has not been identified. Look up 'Hiroyuki Mizuno' in Google