Post-layout OPE-predicted redundant wire insertion for clock skew minimization

Jin-Tai Yan, Zhi-Wei Chen. Post-layout OPE-predicted redundant wire insertion for clock skew minimization. In 30th International IEEE Conference on Computer Design, ICCD 2012, Montreal, QC, Canada, September 30 - Oct. 3, 2012. pages 504-505, IEEE Computer Society, 2012. [doi]

Authors

Jin-Tai Yan

This author has not been identified. Look up 'Jin-Tai Yan' in Google

Zhi-Wei Chen

This author has not been identified. Look up 'Zhi-Wei Chen' in Google