An Efficient Configurable Hardware Accelerator Design for CNN on Low Memory 32-Bit Edge Device

Rama Muni Reddy Yanamala, Muralidhar Pullakandam. An Efficient Configurable Hardware Accelerator Design for CNN on Low Memory 32-Bit Edge Device. In IEEE International Symposium on Smart Electronic Systems, iSES 2022, Warangal, India, December 18-22, 2022. pages 112-117, IEEE, 2022. [doi]

Authors

Rama Muni Reddy Yanamala

This author has not been identified. Look up 'Rama Muni Reddy Yanamala' in Google

Muralidhar Pullakandam

This author has not been identified. Look up 'Muralidhar Pullakandam' in Google