A Systolic Array Based GTD Processor With a Parallel Algorithm

Chia-Hsiang Yang, Chun-Wei Chou, Chia-Shen Hsu, Chiao-En Chen. A Systolic Array Based GTD Processor With a Parallel Algorithm. IEEE Trans. on Circuits and Systems, 62-I(4):1099-1108, 2015. [doi]

Authors

Chia-Hsiang Yang

This author has not been identified. Look up 'Chia-Hsiang Yang' in Google

Chun-Wei Chou

This author has not been identified. Look up 'Chun-Wei Chou' in Google

Chia-Shen Hsu

This author has not been identified. Look up 'Chia-Shen Hsu' in Google

Chiao-En Chen

This author has not been identified. Look up 'Chiao-En Chen' in Google