High performance VLSI architecture of fractional motion estimation in H.264 for HDTV

Changqi Yang, Satoshi Goto, Takeshi Ikenaga. High performance VLSI architecture of fractional motion estimation in H.264 for HDTV. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Abstract

Abstract is missing.