Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Chi-Heng Yang, Yi-Min Lin, Hsie-Chia Chang, Chen-Yi Lee. An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability. IEEE Trans. VLSI Syst., 23(7):1235-1244, 2015. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: A fully parallel BCH codec with double error correcting capability for NOR flash applicationsChia-Ching Chu, Yi-Min Lin, Chi-Heng Yang, Hsie-Chia Chang. icassp 2012: 1605-1608 [doi] A MPCN-Based Parallel Architecture in BCH Decoders for nand Flash Memory DevicesYi-Min Lin, Chi-Heng Yang, Chih-Hsiang Hsu, Hsie-Chia Chang, Chen-Yi Lee. tcas, 58-II(10):682-686, 2011. [doi]
The following publications are possibly variants of this publication: