A 28nm 32Kb embedded 2T2MTJ STT-MRAM macro with 1.3ns read-access time for fast and reliable read applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tzu-Hsien Yang, Kai-Xiang Li, Yen-Ning Chiang, Wei-Yu Lin, Huan-Ting Lin, Meng-Fan Chang. A 28nm 32Kb embedded 2T2MTJ STT-MRAM macro with 1.3ns read-access time for fast and reliable read applications. In 2018 IEEE International Solid-State Circuits Conference, ISSCC 2018, San Francisco, CA, USA, February 11-15, 2018. pages 482-484, IEEE, 2018. [doi]

This author has not been identified. Look up 'Tzu-Hsien Yang' in GoogleThis author has not been identified. Look up 'Kai-Xiang Li' in GoogleThis author has not been identified. Look up 'Yen-Ning Chiang' in GoogleThis author has not been identified. Look up 'Wei-Yu Lin' in GoogleThis author has not been identified. Look up 'Huan-Ting Lin' in GoogleThis author has not been identified. Look up 'Meng-Fan Chang' in Google

runs on WebDSL