Xiaofeng Yang, Ancheng Liu, Jinjin Wang. High Speed Multi-channel Data Cache Design Based on DDR3 SDRAM. In Proceedings of the 5th International Conference on Artificial Intelligence and Pattern Recognition, AIPR 2022, Xiamen, China, September 23-25, 2022. pages 193-196, ACM, 2022. [doi]
Abstract is missing.