Ching-Wang Yao, Fang-Yu Chang, Yu-Sheng Lai, Tao Chou, C. W. Liu. Design Technology Co-Optimization for Digital Compute-in-memory with Area-efficient CFET 10T3P SRAM. In IEEE International Symposium on Circuits and Systems, ISCAS 2026, Shanghai, China, May 24-28, 2026. pages 2113-2117, IEEE, 2026. [doi]
Abstract is missing.