ILP-Driven FPGA Multiplier Synthesis: A Scalable Framework for Area-Latency Co-Optimization - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shangshang Yao, Kunlong Li, Li Shen. ILP-Driven FPGA Multiplier Synthesis: A Scalable Framework for Area-Latency Co-Optimization. In IEEE/ACM International Conference On Computer Aided Design, ICCAD 2025, Munich, Germany, October 26-30, 2025. pages 1-9, IEEE, 2025. [doi]

This author has not been identified. Look up 'Shangshang Yao' in GoogleThis author has not been identified. Look up 'Kunlong Li' in GoogleThis author has not been identified. Look up 'Li Shen' in Google

runs on WebDSL