Are standalone gate size and VT optimization tools useful? - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Anitha Kumari Yella, Gunturi Srivatsa, Carl Sechen. Are standalone gate size and VT optimization tools useful?. In 30th IEEE Canadian Conference on Electrical and Computer Engineering, CCECE 2017, Windsor, ON, Canada, April 30 - May 3, 2017. pages 1-6, IEEE, 2017. [doi]

This author has not been identified. Look up 'Anitha Kumari Yella' in GoogleThis author has not been identified. Look up 'Gunturi Srivatsa' in GoogleThis author has not been identified. Look up 'Carl Sechen' in Google

runs on WebDSL