STEP: a unified design methodology for secure test and IP core protection - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Pranav Yeolekar, Rishad A. Shafik, Jimson Mathew, Dhiraj K. Pradhan, Saraju P. Mohanty. STEP: a unified design methodology for secure test and IP core protection. In Erik Brunvard, Ken Stevens, Joseph R. Cavallaro, Tong Zhang 0002, editors, Great Lakes Symposium on VLSI 2012, GLSVLSI'12, Salt Lake Cit, UT, USA, May 3-4, 2012. pages 333-338, ACM, 2012. [doi]

This author has not been identified. Look up 'Pranav Yeolekar' in GoogleThis author has not been identified. Look up 'Rishad A. Shafik' in GoogleThis author has not been identified. Look up 'Jimson Mathew' in GoogleThis author has not been identified. Look up 'Dhiraj K. Pradhan' in GoogleThis author has not been identified. Look up 'Saraju P. Mohanty' in Google

runs on WebDSL