Haibing Yin, Dong-Sun Park, Xiao-yun Zhang. Buffer structure optimized VLSI architecture for efficient hierarchical integer pixel motion estimation implementation. J. Real-Time Image Processing, 11(3):507-525, 2016. [doi]
No references recorded for this publication.
No citations of this publication recorded.