The following publications are possibly variants of this publication:
- A Pipelined Algorithm and Area-Efficient Architecture for Serial Real-Valued FFTHongji Fang, Bo Zhang, Feng Yu 0003, Bei Zhao, Zhenguo Ma. tcasII, 69(11):4533-4537, 2022. [doi]
- A Novel Memory-Based FFT Architecture for Real-Valued Signals Based on a Radix-2 Decimation-In-Frequency AlgorithmZhen-guo Ma, Xiaobo Yin, Feng Yu. tcas, 62-II(9):876-880, 2015. [doi]
- A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFTZe-ke Wang, Xue Liu, Bingsheng He, Feng Yu. tvlsi, 23(5):973-977, 2015. [doi]