Built-in current testing for CMOS logic circuits using random patterns

Hiroshi Yokoyama, Hideo Tamamoto, Yuichi Narita. Built-in current testing for CMOS logic circuits using random patterns. Systems and Computers in Japan, 25(11):1-10, 1994. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.