Built-in current testing for CMOS logic circuits using random patterns

Hiroshi Yokoyama, Hideo Tamamoto, Yuichi Narita. Built-in current testing for CMOS logic circuits using random patterns. Systems and Computers in Japan, 25(11):1-10, 1994. [doi]

Abstract

Abstract is missing.