Power-constrained test scheduling for multi-clock domain SoCs

Tomokazu Yoneda, Kimihiko Masuda, Hideo Fujiwara. Power-constrained test scheduling for multi-clock domain SoCs. In Georges G. E. Gielen, editor, Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2006, Munich, Germany, March 6-10, 2006. pages 297-302, European Design and Automation Association, Leuven, Belgium, 2006. [doi]

Authors

Tomokazu Yoneda

This author has not been identified. Look up 'Tomokazu Yoneda' in Google

Kimihiko Masuda

This author has not been identified. Look up 'Kimihiko Masuda' in Google

Hideo Fujiwara

This author has not been identified. Look up 'Hideo Fujiwara' in Google