A layout checking system for large scale integrated circuits

Kenji Yoshida, Takashi Mitsuhashi, Yasuo Nakada, Toshiaki Chiba, Kiyoshi Ogita, Shinji Nakatsuka. A layout checking system for large scale integrated circuits. In Judith G. Brinsfield, Stephen A. Szygenda, David W. Hightower, editors, Proceedings of the 14th Design Automation Conference, DAC '77, New Orleans, Louisiana, USA, June 20-22, 1977. pages 322-330, ACM, 1977. [doi]

Authors

Kenji Yoshida

This author has not been identified. Look up 'Kenji Yoshida' in Google

Takashi Mitsuhashi

This author has not been identified. Look up 'Takashi Mitsuhashi' in Google

Yasuo Nakada

This author has not been identified. Look up 'Yasuo Nakada' in Google

Toshiaki Chiba

This author has not been identified. Look up 'Toshiaki Chiba' in Google

Kiyoshi Ogita

This author has not been identified. Look up 'Kiyoshi Ogita' in Google

Shinji Nakatsuka

This author has not been identified. Look up 'Shinji Nakatsuka' in Google