7-bit 0.8-1.2GS/s Dynamic Architecture and Frequency Scaling subrange ADC with binary-search/flash Live Configuring Technique

Kentaro Yoshioka, Ryo Saito, Takumi Danjo, Sanroku Tsukamoto, Hiroki Ishikuro. 7-bit 0.8-1.2GS/s Dynamic Architecture and Frequency Scaling subrange ADC with binary-search/flash Live Configuring Technique. In Symposium on VLSI Circuits, VLSIC 2014, Digest of Technical Papers, Honolulu, HI, USA, June 10-13, 2014. pages 1-2, IEEE, 2014. [doi]

Authors

Kentaro Yoshioka

This author has not been identified. Look up 'Kentaro Yoshioka' in Google

Ryo Saito

This author has not been identified. Look up 'Ryo Saito' in Google

Takumi Danjo

This author has not been identified. Look up 'Takumi Danjo' in Google

Sanroku Tsukamoto

This author has not been identified. Look up 'Sanroku Tsukamoto' in Google

Hiroki Ishikuro

This author has not been identified. Look up 'Hiroki Ishikuro' in Google