A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors

Zhiyi Yu, Bevan M. Baas. A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors. IEEE Trans. VLSI Syst., 18(5):750-762, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.