Design and implantation of an ASIC architecture for 1.6 kbps speech synthesis

Chu Yu, Hwai-Tsu Hu, Chen-Yen Lin. Design and implantation of an ASIC architecture for 1.6 kbps speech synthesis. IEEE Trans. Consumer Electronics, 49(3):731-736, 2003. [doi]

Abstract

Abstract is missing.