Xiaoming Yu, Yinghua Min. Design of delay-verifiable combinational logic by adding extra inputs. In 6th Asian Test Symposium (ATS 97), 17-18 November 1997, Akita, Japan. pages 332, IEEE Computer Society, 1997. [doi]
No references recorded for this publication.
No citations of this publication recorded.